Voltage Synthesis Using Virtual Quadrature Sources by Divan, Deepakraj M. & Sastry, Jyoti
c12) United States Patent 
Divan et al. 
(54) VOLTAGE SYNTHESIS USING VIRTUAL 
QUADRATURE SOURCES 
(75) Inventors: Deepakraj M. Divan, Marietta, GA 
(US); Jyoti Sastry, Atlanta, GA (US) 
(73) Assignee: Georgia Tech Research Corporation, 
Atlanta, GA (US) 
( *) Notice: Subject to any disclaimer, the term ofthis 
patent is extended or adjusted under 35 
U.S.C. 154(b) by 546 days. 
(21) Appl. No.: 12/299,730 
(22) PCT Filed: May 3, 2007 
(86) PCT No.: PCT /US2007 /01067 4 
§ 371 (c)(l), 
(2), ( 4) Date: Jun.1,2009 
(87) PCT Pub. No.: W02007/130481 
PCT Pub. Date: Nov.15, 2007 
(65) Prior Publication Data 
US 2010/0019805 Al Jan.28,2010 
Related U.S. Application Data 
(60) Provisional application No. 60/798,102, filed on May 
5, 2006. 
(51) Int. Cl. 
H02M 1112 (2006.01) 
(52) U.S. Cl. ......................................................... 363/40 
(58) Field of Classification Search .................... 363/39, 
363/40, 41, 65; 327/113, 119, 551; 307/105 
See application file for complete search history. 
START 
I lllll llllllll Ill lllll lllll lllll lllll lllll 111111111111111111111111111111111 
US008179702B2 
(IO) Patent No.: US 8,179, 702 B2 




U.S. PATENT DOCUMENTS 
2,450,005 A * 
2,568,375 A * 
4,320,531 A * 
9/1948 Emile Labin et al. ........ 342/398 
9/1951 Toulon .......................... 307/106 
3/1982 Dimon .......................... 455/203 
(Continued) 
FOREIGN PATENT DOCUMENTS 
WO 2007130481 A2 * 1112007 
OTHER PUBLICATIONS 
Hersheyenergy.com. May 5, 2005. [online], [retrieved on Oct. 11, 
2007] [Retrieved from the internet] <http://web.archive.org/web/ 
20050505-re_/http://www.hersheyenergy.com/harmonics.htrnl>. 
(Continued) 
Primary Examiner - Adolf Berhane 
(74) Attorney, Agent, or Firm - Merchant & Gould 
(57) ABSTRACT 
Voltage synthesis using virtual quadrature sources may be 
provided. First, a quadrature wave form may be created. The 
quadrature wave form may have the same frequency as an 
input voltage and may be ninety degrees out of phase with the 
input voltage. Next, a harmonic wave form may be created. 
The harmonic wave form may be based upon an even har-
monic of the input voltage and may comprise a triplen wave 
form. Then, the quadrature wave form and the harmonic wave 
form may be added to create a resultant wave form. The 
resultant wave form may be contained within an envelope 
defined by the input voltage. Next, duty cycle control may be 
applied to the resultant wave form to create an output voltage. 
The duty cycle control may be applied without using an 
energy storage device. 
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1 
VOLTAGE SYNTHESIS USING VIRTUAL 
QUADRATURE SOURCES 
2 
slow response and only phase angle control. The need for a 
device that provides phase angle control and well as voltage 
amplitude control simultaneously is highlighted by the inad-
equacies of current technologies. 
Furthermore, power networks require voltage amplitude 
control within a certain range, roughly at ±10% of the nomi-
nal voltage. Therefore, a solution to the problem of control of 
voltages and currents is required that provides an adequate 
level of control on the system while having a minimal topol-
This application is a National Stage Application of PCT/ 
US2007/010674, filed 5 Nov. 2008, which claims benefit of 
Ser. No. 60/798,102, filed 5 May 2006 in the United States 
and which applications are incorporated herein by reference. 
To the extent appropriate, a claim of priority is made to each 
of the above disclosed applications. This application is being 
filed in the name of GEORGIA TECH RESEARCH COR-
PORATION, a U.S. national corporation, applicant for the 
designation of all countries except the US; Deepakraj M. 
Divan, a citizen of the United States of America, applicant for 
the designation of the US only; and Jyoti SAS TRY, a citizens 
oflndia, applicant for the designation of the US only. 
10 ogy with minimum cost. 
SUMMARY 
Consistent with embodiments of the present invention, sys-
BACKGROUND 
Power converters are used to synthesize a desired voltage 
from an available voltage using pulse width modulation tech-
niques. In the most general case, the synthesized voltage has 
a different frequency and amplitude in relation to the incom-
ing voltage (e.g. variable speed motor drives.) In such appli-
cations, the power converter of choice is either an alternating 
current (AC)-direct current (DC)-AC rectifier-inverter sys-
tem or an AC-AC matrix converter system. The common 
characteristic of all these systems is the need for an energy 
storage element or source (equivalent in electrical terms) that 
provides an outer boundary/envelope within which a desired 
voltage synthesis is done. 
15 terns and methods are disclosed for voltage synthesis using 
virtual quadrature sources. First, a quadrature wave form may 
be created. Next, a harmonic wave form may be created. 
Then, the quadrature wave form and the harmonic wave form 
may be added to create a resultant wave form. Next, duty 
20 cycle control may be applied to the resultant wave form to 
create an output voltage. The duty cycle control may be 
applied without using an energy storage device. 
It is to be understood that both the foregoing general 
description and the following detailed description are 
25 examples and explanatory only, and should not be considered 
to restrict the invention's scope, as described and claimed. 
Further, features and/or variations may be provided in addi-
tion to those set forth herein. For example, embodiments of 
the invention may be directed to various feature combinations 
30 and sub-combinations described in the detailed description. 
The simplest form of such a converter is a buck converter, 
where a desired output voltage V 
0 
is synthesized from a 
source voltage Vs, using fixed frequency pulse wave modu-
lation (PWM) techniques, with the relation, V 
0 
=Dx V,, where 
Dis the duty cycle of operation for the switch. V 
0 
falls within 35 
the envelope defined by Vs and zero volts. FIG. lA shows a 
conventional inverter. WithFIG. lA's inverter, the 'envelope' 
is defined by the two DC supply voltages. The desired output 
voltage falls within this envelope if it is to be successfully 
synthesized. This technique forms the basis for control for all 40 
DC/DC converters, inverters, and voltage source converters. 
FIG. lB shows a region of achievable output voltage corre-
sponding to the conventional inverter shown in FIG. lA. 
In the case where multi-phase AC sources are available, a 
desired output voltage (DC or AC) could be synthesized 45 
directly from the multiple AC sources using a conventional 
'matrix converter'. FIG. 2A shows a schematic of a single 
output line of a conventional matrix converter. FIG. 2B shows 
an 'envelope' within which a desired output voltage is to be 
synthesized using the conventional matrix converter of FIG. 50 
2A. Both, inverters and matrix converters, are able to synthe-
size any frequency on the output. While it may appear that 
matrix converters do not require bulk energy storage in DC 
capacitors, they do equivalently need additional sources, as 
well as switches to interconnect each available phase to the 55 
desired output terminal. 
Power system networks are currently faced with the prob-
lem of the inability to control voltages and currents in the 
network. In any meshed power network, control of the voltage 
magnitude and phase angle is of vital importance owing to the 60 
constant increase in the load on the network as well as the 
erratic nature ofload profiles. Conventional methods of con-
trol include shunt VAR compensators, shunt and series 
FACTS devices and phase angle regulators. FACTS devices 
are faced with the problem of high cost and have thereby not 65 
significantly penetrated the area of power flow control. Phase 
angle regulators are in use extensively however, they provide 
BRIEF DESCRIPTION OF THE DRAWINGS 
The accompanying drawings, which are incorporated in 
and constitute a part of this disclosure, illustrate various 
embodiments of the present invention. In the drawings: 
FIG. lA shows a conventional inverter; 
FIG. lB shows a region of achievable output voltage cor-
responding to the conventional inverter shown in FIG. lA; 
FIG. 2A shows a schematic of a single output line of a 
conventional matrix converter; 
FIG. 2B shows an 'envelope' within which a desired output 
voltage is to be synthesized using the conventional matrix 
converter of FIG. 2A; 
FIG. 3A shows an AC chopper; 
FIG. 3B shows an envelope within which the AC chopper 
of FIG. 3A may produce a wave form; 
FIG. 3C shows an envelope within which the AC chopper 
of FIG. 3A may not produce a wave form when the AC 
chopper of FIG. 3A is operating in a conventional manner; 
FIG. 4 shows a converter; 
FIG. 5 shows a processor; 
FIG. 6 is a flow chart of a method for providing an output 
voltage; 
FIG. 7A shows an input and output voltage; 
FIG. 7B shows the addition oftriplen and quadrature com-
ponents; 
FIG. 7C shows a resultant voltage V
0
; 
FIG. SA shows the effect of the phase angle of the second 
harmonic component on the magnitude of the fundamental 
component of the output voltage; 
FIG. SB shows the effect of the phase angle of the second 
harmonic component on the phase angle of the fundamental 
component of the output voltage; 
FIG. SC shows an achievable control region in the d-q 
plane; 
FIG. 9 shows an EHMACC circuit; 
US 8,179,702 B2 
3 
FIG. lOA shows the input and output voltage of the 
EHMACC of FIG. 9 with the phase shifted output voltage at 
an angle; 
FIG. lOB shows the input and output voltage of the 
EHMACC of FIG. 9 with the phase shifted output voltage at 
an angle; 
FIG. lOC shows the input and output voltage of the 
EHMACC of FIG. 9 with the phase shifted output voltage at 
an angle; 
FIG. lOD shows the input and output voltage of the 
EHMACC of FIG. 9 with the phase shifted output voltage at 
an angle; 
FIG. llA shows an AC-AC chopper with an arbitrarily 
phase shifted output voltage and controllable voltage magni-
tude; 
FIG. llB shows a sample output; 
FIG. llC shows an example topology for the phase and 
amplitude controllable transformer (PACT); 
4 
detailed description does not limit the invention. Instead, the 
proper scope of the invention is defined by the appended 
claims. 
In applications, the available voltage may be an AC line 
voltage that has to be conditioned. Such conditioning may 
involve a change in the amplitude, phase angle, or harmonics 
associated with the incoming voltage, but does not require a 
change in the line frequency. Applications include voltage 
regulation, power factor, harmonic control, or injection of 
10 missing voltage. In many of these applications, the phase 
angle or harmonic content of the available AC line voltage has 
to be changed. This may require addition of finite voltage to 
the line voltage when the line voltage is undergoing a zero 
crossing to provide the energy required to generate the 
15 desired voltage on the output. The conventional way to 
achieve this is through the use of inverters or matrix convert-
ers, both of which involve stored energy or multiple sources. 
DVRs, active filters and FACTS devices are examples of 
inverter based AC line conditioners. 
FIG. 12A shows voltage synthesis using dual virtual 20 
quadrature sources; 
FIG. 3A shows an AC chopper, which is one type of AC line 
conditioner. It has a low component count and no stored 
energy, but when used in conventional processes, is limited in 
the output voltage that it can realize. The converter is typically 
operated with a fixed duty cycle 'D' to realize a scaled version 
FIG. 12B shows a phase shifted voltage at the fundamental 
frequency; 
FIG. 13A shows a range of achievable phase angle control; 
FIG. 13B shows variation of the phase angle with a control 
variable; 
FIG. 14A shows switch voltage and current; 
FIG. 14B shows switch voltage and current waveforms 
illustrating switching instances; 
FIG. 14C shows input and output voltages; 
FIG. 14D shows capacitor voltage Ve; 
FIG. 15 shows a schematic of 2-bus system used to illus-
trate the operation of the PACT; 
2 
FIG. 16A shows line-voltage after 3rd harmonic trap; 
FIG. 16B shows voltage across the 3rd harmonic trap; 
FIG. 16C shows line current; 
FIG. 16D shows RMS of the line current in line 1 and line 
FIG. 17 shows a conventional active filter structure; 
FIG. 18 shows a basic circuit topology for achieving the 
desired control; 
FIG.19 shows an inductor version of an ILAF or L-ILAF; 
FIG. 20A through 20D show a simulation results for an 
L-ILAF; 
FIG. 21 shows a schematic of a capacitor inverter-less 
active filter (C-ILAF); 
FIG. 22A through 22F show simulations results for a 
C-ILAF circuit operating with a single phase non-linear load; 
FIG. 23A shows FFT load current with THD=57.6%; 
FIG. 23B shows line current with THD=l .67%; and 
FIG. 24 shows the control range for fundamental VARs 
versus for harmonic compensation for the C-ILAF and 
I-LAF. 
DETAILED DESCRIPTION 
25 of the incoming line voltage. For example, the AC chopper 
shown in FIG. 3A may produce the wave form shown within 
the envelope shown in FIG. 3 B, but may not produce the wave 
form shown outside the envelope shown in FIG. 3C when 
used in conventional processes. In other words, with conven-
30 tional processes, it is not possible to use the AC chopper 
shown in FIG. 3A to obtain phase shifted or harmonic modi-
fied voltages that require finite output voltage at the zero 
crossing points of the incoming line voltage because of the 
perceived inability to synthesize such voltage. Consistent 
35 with embodiments of the invention, dual virtual quadrature 
sources may be provided that allow the synthesis of output 
voltages with controllable phase and/or harmonic levels with-
out requiring the use of stored energy or additional sources 
and switches. 
40 An embodiment consistent with the invention may com-
prise a system for providing an output voltage. The system 
may comprise a converter 400 as shown in FIG. 4. An input 
power line 405 may provide an input voltage to converter 400 
and output power line 410 may provide an output voltage 
45 from converter 400. Both the input voltage and the output 
voltage may be AC and may be three phase. Converter 400 
may comprise a component configured to receive an input 
voltage, a component configured to create a quadrature wave 
form, and a component configured to create a harmonic wave 
50 form. In addition, converter 400 may comprise a component 
configured to add the quadrature wave form and the harmonic 
wave form to create a resultant wave form that is contained 
within an envelope defined by the input voltage. And con-
verter 400 may comprise a component configured to apply 
55 duty cycle control to the resultant wave form to create the 
output voltage. Converter 400 may perform processes for 
providing an output voltage, including, for example, one or 
more of the stages of method 600 described below with The following detailed description refers to the accompa-
nying drawings. Wherever possible, the same reference num-
bers are used in the drawings and the following description to 60 
refer to the same or similar elements. While embodiments of 
respect to FIG. 6. 
Converter 400 may be practiced in an electrical circuit 
comprising discrete electronic elements, packaged or inte-
grated electronic chips containing logic gates, a circuit utiliz-
ing a microprocessor, or on a single chip containing electronic 
elements or microprocessors. Converter 400 may also be 
the invention may be described, modifications, adaptations, 
and other implementations are possible. For example, substi-
tutions, additions, or modifications may be made to the ele-
ments illustrated in the drawings, and the methods described 
herein may be modified by substituting, reordering, or adding 
stages to the disclosed methods. Accordingly, the following 
65 practiced using other technologies capable of performing 
logical operations such as, for example, AND, OR, and NOT, 
including but not limited to mechanical, optical, fluidic, and 
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quantum technologies. In addition, embodiments of the 
invention may be practiced within a general purpose com-
puter or in any other circuits or systems. 
An embodiment consistent with the invention may com-
prise a system for providing an output voltage. The system 
may comprise a memory storage for maintaining a database 
and a processing unit coupled to the memory storage. The 
processing unit may be operative to create a quadrature wave 
form and to create a harmonic wave form. The processing unit 
may be further operative to add the quadrature wave form and 10 
the harmonic wave form to create a resultant wave form and 
to apply duty cycle control to the resultant wave form to create 
the output voltage. Any suitable combination of hardware, 
software, and/or firmware may be used to implement the 
memory, processing unit, or other components. By way of 15 
example, the memory, processing unit, or other components 
may be implemented with a processor 500 as described below 
with respect to FIG. 5 below. The aforementioned system and 
processors are exemplary and other systems and processors 
may comprise the aforementioned memory, processing unit, 20 
or other components, consistent with embodiments of the 
present invention. 
FIG. 5 shows processor 500 in more detail. As shown in 
FIG. 5, processor 500 may include a processing unit 525 and 
a memory 530. Memory 530 may include a converter soft- 25 
ware module 535 and a database 540. While executing on 
processing unit 525, converter software module 535 may 
perform processes for voltage synthesis, including, for 
example, one or more of the stages of method 600 described 
below with respect to FIG. 6. In order to carry out one or more 30 
of the stages of method 600, processor 500 may interface with 
other components to connect to input and output power lines. 
Processor 500 ("the processor") may be implemented 
using a personal computer, network computer, mainframe, or 
other similar microcomputer-based workstation. The proces- 35 
sor may though comprise any type of computer operating 
environment, such as hand-held devices, multiprocessor sys-
tems, microprocessor-based or programmable sender elec-
tronic devices, minicomputers, mainframe computers, and 
the like. The processor may also be practiced in distributed 40 
computing environments where tasks are performed by 
remote processing devices. Furthermore, the processor may 
comprise a mobile terminal, such as a smart phone, a cellular 
telephone, a cellular telephone utilizing wireless application 
protocol (WAP), personal digital assistant (PDA), intelligent 45 
pager, portable computer, a hand held computer, a conven-
tional telephone, or a facsimile machine. The aforementioned 
systems and devices are exemplary and the processor may 
comprise other systems or devices. 
Processor 500 may reside on a network. The network may 50 
comprise, for example, a local area network (LAN) or a wide 
area network (WAN). Such networking environments are 
commonplace in offices, enterprise-wide computer networks, 
intranets, and the Internet. When a LAN is used as the net-
work, a network interface located at any of the processors 55 
may be used to interconnect any of the processors. When the 
network is implemented in a WAN networking environment, 
such as the Internet, the processors may typically include an 
internal or external modem (not shown) or other means for 
establishing communications over the WAN. Further, in uti- 60 
lizing the network, data sent over the network may be 
encrypted to insure data security by using known encryption/ 
decryption techniques. 
In addition to utilizing a wire line communications system 
as the network, a wireless communications system, or a com- 65 
bination of wire line and wireless may be utilized as the 
network in order to, for example, exchange web pages via the 
6 
Internet, exchange e-mails via the Internet, or for utilizing 
other communications channels. Wireless can be defined as 
radio transmission via the airwaves. However, it may be 
appreciated that various other communication techniques can 
be used to provide wireless transmission, including infrared 
line of sight, cellular, microwave, satellite, packet radio, and 
spread spectrum radio. The processors in the wireless envi-
ronment can be any mobile terminal, such as the mobile 
terminals described above. Wireless data may include, but is 
not limited to, paging, text messaging, e-mail, Internet access 
and other specialized data applications specifically excluding 
or including voice transmission. For example, the processors 
may communicate across a wireless interface such as, for 
example, a cellular interface (e.g., general packet radio sys-
tem (GPRS), enhanced data rates for global evolution 
(EDGE), global system for mobile communications (GSM)), 
a wireless local area network interface (e.g., WLAN, IEEE 
802.11), a bluetooth interface, another RF communication 
interface, and/or an optical interface. 
Processor 500 may also transmit data by methods and 
processes other than, or in combination with, the network. 
These methods and processes may include, but are not limited 
to, transferring data via, diskette, flash memory sticks, CD 
ROM, facsimile, conventional mail, an interactive voice 
response system (IVR), or via voice over a publicly switched 
telephone network. 
FIG. 6 is a flow chart setting forth the general stages 
involved in a method 600 consistent with an embodiment of 
the invention for providing an output voltage. Method 600 
may be implemented, for example, using converter 400 as 
described in detail above with respect to FIG. 4 or using 
processor 500 as described in detail above with respect to 
FIG. 5. Ways to implement the stages of method 600 will be 
described in greater detail below. The aforementioned are 
examples and other converters, processors, and devices may 
be used. Moreover, further detail regarding the stages of 
method 600 may be described below. 
Method 600 may begin at starting block 605 and proceed to 
stage 610 where converter 400 may create a quadrature wave 
form. For example, the quadrature wave form may have the 
same frequency as an input voltage and may be ninety degrees 
out of phase with an input voltage. The quadrature wave form 
may be described in more detail below at least in FIGS. 7A 
through 7C. 
From stage 610, where converter 400 creates the quadra-
ture wave form, method 600 may advance to stage 620 where 
converter 400 may create a harmonic wave form. For 
example, the harmonic wave form may be based upon an even 
harmonic of the input voltage and may comprise a triplen 
wave form. The harmonic wave form may be described in 
more detail below at least in FIGS. 7A through 7C. 
Once converter 400 creates the harmonic wave form in 
stage 620, method 600 may continue to stage 630 where 
converter 400 may add the quadrature wave form and the 
harmonic wave form to create a resultant wave form. For 
example, the resultant wave form may be contained within an 
envelope defined by the input voltage as described below in 
more detail below at least with respect to FIG. 7C. 
After converter 400 adds the quadrature wave form and the 
harmonic wave form to create the resultant wave form in stage 
630, method 600 may proceed to stage 640 where converter 
400 may apply duty cycle control to the resultant wave form 
to create the output voltage. For example, the duty cycle 
control may be supplied without using an energy storage 
device. Moreover, the duty cycle control may be applied by 
the AC chopper shown in FIG. 3A, for example. Once con-
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verter 400 applies duty cycle control to the resultant wave 
form to create the output voltage in stage 640, method 600 
may then end at stage 6SO. 
Operation principles for voltage synthesis using virtual 
quadrature sources (VQS) may now be discussed. Assume 
that the incoming line voltage is v,n' aligned with the 'direct' 
or'd' axis. For a desired output voltage, V
0 
*,which is phase 
shifted by angle cjJ with respect to the input, the sum of two 
voltages can be used to effectively describe the voltage, a 
direct component V do* and a quadrature component, V qo *. 10 
The sum ofV do* and V qo *,which is the desired output volt-
age, and the input voltages illustrated in FIG. 7 A show that the 
voltage synthesis constraint is violated. To ensure the physi-
8 
voltage V c comprising a DC component to synthesize the 
desired V do*, and with a second harmonic of amplitude K2 
and phase angle cp 2 as shown. 
(6) 
The resulting chopper output voltage is obtained by mul-





It is now seen that the output voltage contains V do' V qo and 
a third harmonic component V3 at an angle cp3 . Further, it is 
possible to use other even harmonics in Eqn 6, such as the 4th 
harmonic, to generate the desired V qo as well as a component 
at the 3rd and 5th harmonic frequencies on the AC side. This 
shows that there are two possible control strategies that can be 
applied to achieve a desired output voltage. The first approach 
may be to obtain a desired quadrature component which, 
when summed with V do' may result in the desired phase 
shifted output voltage. A second approach, to realize con-
cal constraints on the system are satisfied at all times, a second 
quadrature source at an odd harmonic (e.g. triplen) say the 15 
3rd, is added, as shown in FIG. 7C. The resultant voltage V 
0 
*, 
plotted in FIG. 7C, is now lies entirely within the envelope 
provided by the incoming voltage V,m and can thus be syn-
thesized. The voltage V 
0
, after synthesis, may comprise a 
direct and quadrature component of the fundamental voltage, 20 
as well as a 3rd harmonic voltage. In a three-phase system, it 
may be possible to block or filter the 3rd harmonic with no 
deleterious effect. An alternative approach could treat the 
harmonic as the controlled variable, with the quadrature com-
ponent being the uncontrolled variable. 25 trolled harmonic levels, could also alternatively be imple-
mented. To realize both control strategies, the following con-
trol variables can be used, K0 , K2 and cp2 . The effect of each 
variable on the phase angle and harmonic component can be 
seen from Eqn (9). 
The physical constraints on the system can be illustrated 
analytically as follows. If the incoming voltages V,n and V
0 
* 
are as given in Equations 1 and 2. 
(l) 30 
(2) 




O<V0 *(8)<Vm sin 8 0<8<Jt 
O> V
0 
*(8)>Vm sin 8 ot<8<2ot 





If the variable to be controlled is Vq
0
, then setting (cp3 =Jt/2 
yields the minimum level of 3rd harmonic that must be 
injected to realize the desired control. This then allows a 
computation of the duty cycle as a function of time (angle) to 
be, 
Equation (9) shows that an arbitrarily phase shifted funda-
mental voltage as well as a controllable harmonic voltage can 
be generated by controlling the variables K0 , K2 and cp 2 . The 
45 control limits are defined as O<D(8)<1. FIG. SA through SC 
illustrates the effect of the phase angle of the second harmonic 
component on the magnitude and phase angle of the funda-
mental component of the output voltage. The control contours 
V0 V do Vq0 V3 cos(38) D(8) = - = - +-cot(8)- --- (4) 50 
illustrate the maximum achievable phase angle and the range 
of control of the voltage magnitude. This is achieved by 
setting K0=K2 =0.5, and varying cp2 . One desirable feature is Vm Vm Vm Vm sinB 
It is seen that there is a DC component of the duty cycle, 
and a time varying component. The expression for D(8) can 
55 
be simplified to yield a simpler relationship 
the linear control range that allows the use of cp2 as a control 
variable. The achievable control region in the d-q plane is 
illustrated in FIG. SC. 
Embodiments of the invention allow the use of a simple AC 
chopper (e.g. FIG. 3A) with a sinusoidal AC source, and 
allows the generation of an output voltage with a desired 
amplitude, phase angle, and/or harmonic content by trading 
off between a fundamental frequency and a harmonic fre-
Vdo 2Vq0 
D(8) = - + -sin(28) 
Vm Vm 
(5) 
This finding then suggests that a simpler real-time modu-
lation strategy may be possible that will provide the same 
degree of control that can be achieved using the voltage 
synthesis technique described above. One example of such a 
strategy, referred to as even harmonic modulation, is shown 
below. Since triangle PWM is used, with the control reference 
60 quency quadrature source. The desired control is seen to be 
achieved without any large AC capacitors or inductors, and 
does not require the use of a DC/ AC inverter. Filtering of high 
frequency PWM may be used. 
Potential Applications will next be discussed. In applica-
65 tions where phase angle of the voltage at the fundamental 
frequency V 0 is of primary importance, the generated har-
monic needs to be trapped or circulated, whereas in applica-
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tions where the harmonic control is desired, the phase shift at 
the fundamental frequency has to be tolerated. It is seen that 
many applications can be defined, even with the above limi-
tations. Applications for reactive and harmonic compensation 
have been discussed in more detail below. The application 5 
dealt with here illustrates phase angle control of the funda-
mental output voltage. FIG. 9 shows an EHMACC circuit that 
can be used for the same with 3rd harmonic trap. To achieve 
the desired output voltage the switches may be modulated 
using even harmonic modulation (EHM), as discussed above, 10 
and the scheme is simulated to illustrate the maximum 
achievable phase shift. A third harmonic trap may be included 
to trap undesirable third harmonic voltage, which is a by-
product of the proposed technique. 
The phase angle of the fundamental component, which is 15 
the desirable variable, may be achieved by invoking the two 
quadrature sources, one at the fundamental and the second at 
the 3rd harmonic, both with amplitudes 0.5 pu to achieve 
maximum phase shift of30 degrees. FIG. lOA through lOD 
shows the input and output voltage of the EHMACC with the 20 
phase shifted output voltage at an angle of 25 degrees with 
respect to the input. The loss of 5 degrees is due to the third 
harmonic trap that has been included in the scheme. The 
voltage, V 1 at the output of the two-switch pair is shown in 
FIG. lOC, this voltage has a fundamental component of860V 25 
and a phase shift of 30 degrees. The voltage across the 3rd 
harmonic trap is shown in FIG. lOD. The ability to generate a 
phase shift with no additional sources using a minimal com-
ponent scheme (EHMACC) has been illustrated. 
Consistent with embodiments of the invention, dual virtual 30 
quadrature sources (VQS) may be used to realize a phase and 
amplitude controllable transformer (PACT). FIG. llA shows 
AC-AC chopper with an arbitrarily phase shifted output volt-
age and controllable voltage magnitude. FIG. llB shows a 
sample output. FIG. llC shows an example topology for the 35 
PACT. For example, one embodiment of the PACT is shown 
in FIG. llA. As voltage amplitude control is required over a 
small range in power networks, usually about ±10% of the 
nominal voltage, control over the entire voltage range of the 
network 0-1.0 pu may not be required. The PACT can be 40 
designed for the desired range of voltage amplitude control, 
±10% of the nominal voltage, which in tum may reduce 
switch ratings and in turn, overall cost. The control of the 
voltage amplitude and phase of the PACT may be achieved by 
adding an AC chopper to a conventional tapped transformer. 45 
The level of control used may determine the rating of the AC 
chopper. The basic operation of the AC chopper as well as the 
topology of the PACT is illustrated in FIG. llA through FIG. 
llC. 
10 
voltage may lie within the envelop of the input voltage, 
thereby meeting the physical constraints on the system. The 
sum of the direct (V do) and quadrature (V qo) components at 
the fundamental frequency results in a phase shifted voltage 
at the fundamental frequency, as shown in FIG. 12B. The 
concept of voltage synthesis technique used to generate the 
virtual quadrature sources can be implemented using a simple 
real time modulation strategy (Even Harmonic Modulation), 
the equivalence of the voltage synthesis technique and the 
concept of the real time modulation strategy has been 
described above. 
In this strategy, sine triangle PWM may be used, with the 
control reference voltage consisting of a DC component to 
synthesize the desired V do' and with a second harmonic of 
amplitude K2 and phase angle <b which when multiplied with 
the input voltage results in two components of voltage, one at 
the fundamental and the second at the third harmonic fre-
quency. 
Using the concept ofEHM, the output voltage (V0 ) of the 
transformer can be expressed as a function of the input volt-
age (Vs), modulation signal (D) and tap ratio. 
(1) 
V0 ~(1 +N)(l-D) V s+D(l-N) Vs (2) 
With the modulation signal given by (3), 
(3) 
A desired component, for example, may be the quadrature 
(to generate an arbitrarily phase shifted output voltage), an 
undesired component may be the triplen, which can be 
trapped. To illustrate the range of control, the AC chopper 
maybe rated at ±15% of the nominal voltage. FIG.13A shows 
a range of achievable phase angle control. The maximum 
achievable phase shift for this rating is 5 degrees, significant 
for many power flow control applications. FIG. 13B shows 
variation of the phase angle with a control variable. The 
region of control is shown in FIG. 13A, shown by the ellipse. 
A larger rating of the AC chopper would enable a larger 
control region, however, cost may be a factor in the selection 
of the rating of the chopper. 
FIGS. 14A through 14D show simulation results. To illus-
trate the performance of the proposed transformer, prelimi-
nary simulation results have been obtained. The AC chopper 
is rated at + 10% of the nominal voltage. The transformer is 
simulated at a voltage level of the 138KV. FIG. 14A and FIG. 
14B show the switch voltage and current. The switch voltage 
has a peak value of35KV and the peak current is 2600 A. The 
actual switching instances are shown in FIG. 14B. FIG. 14C 
The aforementioned VQS process may be used with the 
embodiment shown in show in FIG. llA through FIG. llC to 
generate an output voltage with controllable phase and/or 
harmonic content. To synthesize an output voltage of variable 
phase/harmonic content, additional sources are required in 
conventional systems that provide the required energy at the 
zero crossings of the input voltage. A voltage synthesis tech-
nique consistent with embodiments of the invention may be 
applied to realize the output voltage with variable phase and/ 
50 illustrates the input and output voltage of the controllable 
transformer, the phase shift generated between the input and 
output voltage is about 5 degrees. The capacitor voltage of the 
AC chopper is shown in FIG. 14D. The voltage has a peak 
value of 26KV, which agrees with the chosen tap ratio of 20% 
or harmonic content, where two virtual sources are invoked in 
quadrature with the input voltage (V do), one at the fundamen-
tal (V qo) and the second at the third harmonic frequency (V 3 ). 
The sum of the three components should at all instants of time 
satisfy the physical constraints on the system. 
FIG. 12A illustrates the concept of virtual quadrature 
sources, where the two virtual sources may be summed with 
the direct component of the voltage to result in a voltage that 
has controllable phase and/or harmonic content. The resultant 
55 (±10%) of the nominal voltage. 
Preliminary simulations have been done to demonstrate the 
ability to control the flow of power in a simple 2 bus system, 
shown in FIG. 15. The system comprises two lines, one with 
the PACT to show power flow control and the second with no 
60 control. The nature of operation is illustrated by the wave-
forms shown in FIG. 16A through FIG. 16D. FIG. 16A shows 
line-voltage after 3rd harmonic trap. FIG. 1 6B shows voltage 
across the 3rd harmonic trap. FIG. 16C shows line current. 
FIG. 16D shows RMS of the line current in line 1 and line 2. 
65 As a by-product of the control method, a 3rd harmonic voltage 
may be generated that is trapped as shown in FIG. 15. The 
voltage across the trap is shown in FIG. 1 6B. The line volt-
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age, after the 3rd harmonic trap is shown in FIG. 16A. The 
voltage can be seen to have no 3rd harmonic component. 
To verify the control capability of the transformer, the 
RMS current in the line has been illustrated in FIG. 16A 
through FIG. 16D. The transformer has been controlled to 
obtain maximum and phase shift, so as to increase and 
decrease the line current. The RMS current can be seen to 
decrease from 500 A down to 400 A and then increase to 600 
12 
chopper may have controllable components along the 
'quadrature' axis at the fundamental frequency, and at select 
harmonic frequencies. As described above, this control can be 
implemented using a real time control strategy involving even 
harmonic modulation. Embodiments of the invention may 
utilize this principles to provide inverter-less active filters. 
Embodiments of the invention may work in case of a resis-
tive inverter-less active filter (R-ILAF) using existing resis-
tive loads. Such a resistive load already exists in many plants, A. The RMS of the line current in Line 1 however, remains 
constant over the entire period as the linear transformer pro-
vides no control. 
10 and may be controlled to provide heat and/or light. The level 
of power delivered to the resistive load is normally controlled, 
often using a conventional thyristor AC voltage regulator. 
However, the resistive load normally provides no additional 
Accordingly, embodiments of the invention may provide a 
phase and amplitude controllable medium voltage distribu-
tion transformer. The PACT may apply the concept of dual 
virtual quadrature sources to achieve simultaneous control of 15 
the voltage magnitude and phase angle. The operation of the 
transformer has been illustrated in a 2-bus system, showing 
control of the power flow in the line, but is not so limited. 
functionality. 
Embodiments of the invention may provide a method for 
regulating the desired power to the resistive load, while at the 
same time providing plant level harmonic compensation. 
FIG. 18 shows a basic circuit topology for achieving the 
desired control. A simple one AC switch chopper in series Shunt active filters compensate for variable levels of har-
monic currents generated by loads, essentially by producing 
currents in anti-phase with the offending harmonics. DC/ AC 
inverters, with DC energy storage in electrolytic capacitors 
and high frequency PWM with IGBT switches, represent the 
most widely used technique for implementing active filters. 
20 with the switch may be used to regulate the effective duty 
cycle, and thus the power delivered to the load. A small 
low-pass LC filter may be used to filter out high frequency 
PWM content. If the switch is operated with a constant duty 
cycle D at a constant frequency F, the power delivered to the 
25 load is varied as: As explained above, AC choppers may be used to invoke dual 
virtual quadrature sources to realize amplitude, phase angle 
and/or harmonic control on the available ac voltage. Consis-
tent with embodiments, inverter-less active filters (ILAF) 
may be realized, using gate controlled semiconductor 
switches with inductors, capacitors, or existing resistive loads 30 
in a plant to realize dynamic VAR and/or harmonic compen-
sation. The approach may be applicable for single and three 
phase systems. ILAF may provide lower cost and increased 
robustness and reliability when compared with conventional 
active filters. 35 
Industrial plants may have varied loads including motor 
drives, lighting, automation equipment, and heater/furnace 
loads. Many of these loads may be non-linear and produce 
harmonic currents that can interfere with other loads and with 
other customers on the grid. Harmonic standards, such as IEC 40 
and IEEE 519, provide guidance on acceptable limits on 
harmonic levels. An ever changing network and load profile 
often make it difficult to apply passive harmonic filters. 
Conventional active filters may be based on DC/ AC invert-
ers, with shunt type filters used to compensate for harmonic 45 
currents generated by non-linear loads. FIG. 17 shows a con-
ventional active filter structure. The load current may be 
measured and the harmonic currents extracted, using a syn-
chronous frame regulator. An error loop maintains DC bus 
voltage on the voltage source inverter. The combined feed- 50 
back signal is transformed back into the stationary frame, and 
yields the reference currents for the inverter. The inverter then 
generates the harmonic currents that compensate for the har-
monics in the load. Conventional active filters generally pro-
vide well behaved harmonic compensation that is not suscep- 55 




If this is the desired value of power to the load, it is seen that 
a simple duty cycle control is sufficient to achieve the needed 
power control function. 
The switch S may be modulated with a duty cycle that has 
a constant component D, as well as a time varying component 
at an even harmonic frequency, such as the rd harmonic. 
D(8)~K0+K2 sin(28+<j>2)+K4 sin(48+<j>4 )+ ... 
The voltage across the load resistor is now seen to be given 
by: 
VR(t) = D(t) * Vm sin wt= 
VR(t) consists of a fundamental component and a 3rd har-
monic with a controllable phase shift, as well as frequency 
content at multiples of the AC switch switching frequency. As 
D(t) is varied, the power delivered to the load can be con-
trolled. 
The line current drawn by the load may comprise iR(t )=VR 
(t)/R. The amplitude of the 3rd harmonic may be controlled by 
the amplitude of the 2nd harmonic component, V2, and the 
phase of the 3rd harmonic is dictated by the phase of the even 
harmonic, making the 3rd harmonic current drawn by the 
resistor controllable. Similarly, by adding a 4th harmonic to 
Consistent with embodiments of the invention, active fil-
ters with no bulk energy storage and without inverters may be 
provided resulting, for example, in a simple topology and low 
cost. Active filters consistent with embodiments of the inven-
tion may comprise an AC chopper with an inductor or resis-
tive load as the primary source of reactive and/or harmonic 
compensation currents. The ability to use an AC chopper to 
realize phase angle and/or harmonic control may be predi-
cated on invoking dual virtual quadrature sources, as 
described above. The resulting line current drawn by the AC 
60 the modulation signal D(t), it may be possible to synthesize a 
3rd and 5th harmonic current, which, when taken in conjunc-
tion with the rd harmonic modulation already discussed, can 
provide compensation of the 3rd and 5th harmonic in the non-
linear load. This may be extended to additional frequencies. It 
65 should be noted that with the principle of dual virtual quadra-
ture sources, a reactive source at the fundamental frequency is 
automatically induced, even though no such reactive compo-
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nents have been used. This again shows that a resistor and 
switches can be used to emulate inductors, capacitors and 
active filters. 
Consistent with embodiments of the invention, a represen-
tative plant with a non-linear load generating a third and fifth 
harmonic, as well as a linear resistive load rated at X MW may 
be provided. The level ofTHD of the harmonic current in the 
non-linear load is 26.95%, and may be reduced to 4.06% 
through action of the ILAF. Power to the load is maintained at 
X MW. Embodiments of the invention may provide a control 10 
method for tuning out the desired harmonics, and the ratings 
of the switches and high-frequency filters required. 
A similar ILAF can be realized using an inductor (L-ILAF) 
or capacitor (C-ILAF) along with anAC chopper. This system 
may be capable of providing fast varying dynamic VARs as 15 
well as harmonic control. As such, this capability is reminis-
cent of a STATCOM, but does not require inverters or DC 
bulk energy storage, and can operate on a single phase basis. 
FIG. 19 shows a inductor version of the ILAF or L-ILAF. 
Again, the switches may be modulated with a duty cycle D(t) 20 
that contains a DC component, representing the fundamental 
reactive VARs drawn by the ILAF circuit. Once again, the AC 
chopper duty cycle is modulated with an even harmonic. 
D(8)~K0+K2 sin(28+<j>2 )+K4 sin(48+<j>4 )+ ... 
The inductor voltage may then be obtained by multiplying 
D(t) with the line voltage. The inductor current can then be 
calculated and may contain fundamental and 3rd harmonic 
current. The inductor current (IX) may then be reflected back 
25 
to the line through the AC chopper switching function to 30 
provide the spectral composition of the line current (IL) 
drawn by the AC chopper. It is seen that IL contains a 3rd and 
a 5th harmonic, as well as the fundamental component. Simi-
larly, addition of a 4th harmonic component will generate a 5th 
and a 7th harmonic. Overall control of the ILAF involves 35 
-K2Vm 
VC3 = --cos(3wt+<p2) 2Xc 
14 
This causes a 3rd harmonic current in the capacitor that is 
The 5th harmonic current that flows in the capacitor, as a 
result of a 4th harmonic modulation component can be simi-
larly calculated. While the harmonic voltage components 
generated may be determined by K2 and K4, the current 
increases with frequency as the impedance of the capacitor 
decreases. The effective current drawn from the line, is once 
again calculated by considering the action of the switching 
function on the capacitor current. The fundamental compo-
nent current in and the 5th harmonic current in I0 both result 
in a 3rd harmonic current being drawn from the AC line. The 
magnitude of this 3rd harmonic current can thus be shown to 
be: 
IIC3I = 
When compared to the L-ILAF circuit, the maximum 3rd 
harmonic current that can be sourced to the line is approxi-
mately 51 % of the maximum fundamental frequency capaci-
tive current possible, three times as much as for the L-ILAF. 
Further, considering that most applications require leading 
VARs and harmonic control, suggests that this may be a very 
attractive cost-effective implementation. Significant issues 
remain and need to be considered, the most important being 
the susceptibility to voltage spikes and transients. 
FIG. 22A through 22F show simulations results for a 
tuning the levels and phase angles of the even harmonic 
modulation components to realize the desired harmonic cur-
rent levels in IL. FIGS. 20A through 20D show simulation 
results for the L-ILAF, with the non-linear load consisting of 
25% of 3rd and 10% of 5th harmonic currents. The L-ILAF 
draws X MVAR of reactive VARS at the fundamental fre-
quency, and compensates for the harmonics, yielding a line 
current THD of -1.08% at the plant input. 
40 C-ILAF circuit operating with a single phase non-linear load. 
FIG. 22A shows a modulation signal, FIG. 22B shows capaci-
tor voltage, FIG. 22C shows capacitor current, FIG. 22D 
shows line current, FIG. 22E shows switch current, and FIG. 
22F shows load current. The harmonic levels can be reduced Consequently, embodiments of the invention may provide 
active VAR and harmonic compensation using a family of 
inverter-less active filters or ILAFs. The filters may be based 
45 from a THD of57.6%to as low as 1.67%. There are sufficient 
on the concept of realizing dual virtual quadrature voltage 
sources, trading off instantaneous energy between a harmonic 
and a fundamental frequency quadrature voltage, to realize 
the overall desired control. By eliminating the DC bulk 50 
energy storage, a lower cost system may be realized and the 
robustness and reliability of the system is significantly 
improved. 
Consistent with embodiments of the invention, capacitor-
inverter-less active filters (C-ILAF) may be provided. By way 55 
of contrast, C-ILAF, has a much wider range of control. FIG. 
21 shows a C-ILAF with two AC switches, a small filter 
inductor to filter out the high switching frequency content, 
and the main capacitor. The switches may be operated with 
duty cycle D and (1-D), as in the case of the L-ILAF. For the 60 
C-ILAF circuit, duty cycle modulation is once again used at 
DC and even harmonic frequencies. Again, assuming only 
DC modulation with a duty cycle D, the reactive current 
drawn from the line is D2 *Vrm)Xc, where Xe is the imped-
ance of the capacitor at the line frequency. If modulation at the 65 
2nd harmonic frequency is considered, the 3rd harmonic volt-
age impressed across the capacitor may be: 
control handles to yield control of the fundamental frequency 
VARs, as well as multiple harmonic frequencies. FIG. 23A 
shows FFT load current with THD=57.6% and FIG. 23B 
shows line current with THD=l.67%. FIG. 24 shows the 
control range for fundamental VARs versus for harmonic 
compensation for the C-ILAF and I-LAF, assuming a single 
harmonic is to be compensated. 
Generally, consistent with embodiments of the invention, 
program modules may include routines, programs, compo-
nents, data structures, and other types of structures that may 
perform particular tasks or that may implement particular 
abstract data types. Moreover, embodiments of the invention 
may be practiced with other computer system configurations, 
including hand-held devices, multiprocessor systems, micro-
processor-based or programmable consumer electronics, 
minicomputers, mainframe computers, and the like. Embodi-
ments of the invention may also be practiced in distributed 
computing environments where tasks are performed by 
remote processing devices that are linked through a commu-
nications network. In a distributed computing environment, 
program modules may be located in both local and remote 
memory storage devices. 
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Furthermore, embodiments of the invention may be prac-
ticed in an electrical circuit comprising discrete electronic 
elements, packaged or integrated electronic chips containing 
logic gates, a circuit utilizing a microprocessor, or on a single 
chip containing electronic elements or microprocessors. 
Embodiments of the invention may also be practiced using 
other technologies capable of performing logical operations 
such as, for example, AND, OR, and NOT, including but not 
limited to mechanical, optical, fluidic, and quantum technolo-
gies. In addition, embodiments of the invention may be prac- 10 
ticed within a general purpose computer or in any other cir-
cuits or systems. 
Embodiments of the invention, for example, may be imple-
mented as a computer process (method), a computing system, 
or as an article of manufacture, such as a computer program 15 
product or computer readable media. The computer program 
product may be a computer storage media readable by a 
computer system and encoding a computer program of 
instructions for executing a computer process. The computer 
program product may also be a propagated signal on a carrier 20 
readable by a computing system and encoding a computer 
program of instructions for executing a computer process. 
Accordingly, the present invention may be embodied in hard-
ware and/or in software (including firmware, resident soft-
ware, micro-code, etc.). In other words, embodiments of the 25 
present invention may take the form of a computer program 
product on a computer-usable or computer-readable storage 
medium having computer-usable or computer-readable pro-
gram code embodied in the medium for use by or in connec-
tion with an instruction execution system. A computer-usable 30 
or computer-readable medium may be any medium that can 
contain, store, communicate, propagate, or transport the pro-
gram for use by or in connection with the instruction execu-
tion system, apparatus, or device. 
16 
from other types of computer-readable media, such as sec-
ondary storage devices, like hard disks, floppy disks, or a 
CD-ROM, a carrier wave from the Internet, or other forms of 
RAM or ROM. Further, the disclosed methods' stages may be 
modified in any manner, including by reordering stages and/ 
or inserting or deleting stages, without departing from the 
invention. 
All rights including copyrights in the code included herein 
are vested in and the property of the Applicant. The Applicant 
retains and reserves all rights in the code included herein, and 
grants permission to reproduce the material only in connec-
tion with reproduction of the granted patent and for no other 
purpose. 
While the specification includes examples, the invention's 
scope is indicated by the following claims. Furthermore, 
while the specification has been described in language spe-
cific to structural features and/or methodological acts, the 
claims are not limited to the features or acts described above. 
Rather, the specific features and acts described above are 
disclosed as example for embodiments of the invention. 
What is claimed is: 
1. A method for providing an AC output voltage, the 
method comprising: 
creating a quadrature wave form; 
creating a harmonic wave form; 
adding the quadrature wave form and the harmonic wave 
form to create a resultant wave form; and 
applying duty cycle control to the resultant wave form to 
create the output voltage with at least one of the follow-
ing: controllable phase levels and controllable harmonic 
levels, without requiring the use of stored energy, with-
out requiring the use of sources in addition to the quadra-
ture wave form and the harmonic wave form, and with-
out requiring the use of switches in addition to a two-
switch pair. 
2. The method of claim 1, wherein creating the quadrature 
wave form comprises creating the quadrature wave form hav-
ing the same frequency as an input voltage. 
3. The method of claim 1, wherein creating the quadrature 
wave form comprises creating the quadrature wave form 
being ninety degrees out of phase with an input voltage. 
4. The method of claim 1, wherein creating the harmonic 
wave form comprises creating the harmonic wave form based 
upon an even harmonic of an input voltage. 
5. The method of claim 1, wherein creating the harmonic 
wave form comprises creating the harmonic wave form com-
prising a triplen wave form. 
6. The method of claim 1, wherein adding the quadrature 
wave form and the harmonic wave form to create the resultant 
The computer-usable or computer-readable medium may 35 
be, for example but not limited to, an electronic, magnetic, 
optical, electromagnetic, infrared, or semiconductor system, 
apparatus, device, or propagation medium. More specific 
computer-readable medium examples (a non-exhaustive list), 
the computer-readable medium may include the following: an 40 
electrical connection having one or more wires, a portable 
computer diskette, a random access memory (RAM), a read-
only memory (ROM), an erasable programmable read-only 
memory (EPROM or Flash memory), an optical fiber, and a 
portable compact disc read-only memory (CD-ROM). Note 45 
that the computer-usable or computer-readable medium 
could even be paper or another suitable medium upon which 
the program is printed, as the program can be electronically 
captured, via, for instance, optical scanning of the paper or 
other medium, then compiled, interpreted, or otherwise pro-
cessed in a suitable manner, if necessary, and then stored in a 
computer memory. 
50 wave form comprises adding the quadrature wave form and 
the harmonic wave form to create the resultant wave form that 
Embodiments of the present invention, for example, are 
described above with reference to block diagrams and/or 
operational illustrations of methods, systems, and computer 55 
program products according to embodiments of the inven-
tion. The functions/acts noted in the blocks may occur out of 
the order as shown in any flowchart. For example, two blocks 
shown in succession may in fact be executed substantially 
concurrently or the blocks may sometimes be executed in the 60 
reverse order, depending upon the functionality/acts 
involved. 
While certain embodiments of the invention have been 
described, other embodiments may exist. Furthermore, 
although embodiments of the present invention have been 65 
described as being associated with data stored in memory and 
other storage mediums, data can also be stored on or read 
is contained within an envelope defined by an input voltage. 
7. A system for providing an output voltage, the system 
comprising: 
a component configured to receive an input voltage; 
a component configured to create a quadrature wave form; 
a component configured to create a harmonic wave form; 
a component configured to add the quadrature wave form 
and the harmonic wave form to create a resultant wave 
form that is contained within an envelope defined by the 
input voltage; and 
a component configured to apply duty cycle control to the 
resultant wave form to create the output voltage with at 
least one of the following: controllable phase levels and 
controllable harmonic levels, without requiring the use 
of stored energy, without requiring the use of sources in 
addition to the quadrature wave form and the harmonic 
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wave form, and without requiring the use of switches in 
addition to a two-switch pair. 
8. The system of claim 7, wherein the component config-
ured to create the quadrature wave form comprises the com-
ponent configured to create the quadrature wave form having 
the same frequency as the input voltage. 
18 
15. The system of claim 12, wherein the processing unit 
being operative to create the harmonic wave form comprises 
the processing unit being operative to create the harmonic 
wave form based upon an even harmonic of an input voltage. 
16. The system of claim 12, wherein the processing unit 
being operative to create the harmonic wave form comprises 
the processing unit being operative to create the harmonic 
wave form comprising a triplen wave form. 
17. The system of claim 12, wherein the processing unit 
9. The system of claim 7, wherein the component config-
ured to create the quadrature wave form comprises the com-
ponent configured to create the quadrature wave form being 
ninety degrees out of phase with the input voltage. 
10. The system of claim 7, wherein the component config-
ured to create the harmonic wave form comprises the com-
ponent configured to create the harmonic wave form based 
upon an even harmonic of the input voltage. 
10 being operative to add the quadrature wave form and the 
harmonic wave form to create the resultant wave form com-
prises the processing unit being operative to add the quadra-
ture wave form and the harmonic wave form to create the 
11. The system of claim 7, wherein the component config- 15 
ured to create the harmonic wave form comprises the com-
ponent configured to create the harmonic wave form compris-
ing a triplen wave form. 
12. A system for providing an output voltage, the system 
comprising: 
a memory storage; and 
a processing unit coupled to the memory storage, wherein 
the processing unit is operative to: 
create a quadrature wave form having substantially a 0.5 
pu amplitude; 
create a harmonic wave form having substantially a 0.5 
pu amplitude; 
add the quadrature wave form and the harmonic wave 
form to create a resultant wave form; and 
20 
25 
resultant wave form that is contained within an envelope 
defined by an input voltage. 
18. A method for providing an alternating current output 
voltage using even harmonic modulation, the method com-
prising: 
creating a direct current component having a first ampli-
tude; 
creating an alternating current component comprising a 
second harmonic with a second amplitude and a phase 
angle; 
adding the direct current component and the alternating 
current component to create a resultant wave form; and 
applying duty cycle control to the resultant wave form to 
create the alternating current output voltage with at least 
one of the following: controllable phase levels and con-
trollable harmonic levels, without requiring the use of 
stored energy, without requiring the use of sources in 
addition to the quadrature wave form and the harmonic 
wave form, and without requiring the use of switches in 
addition to a two-switch pair. 
apply duty cycle control to the resultant wave form to 30 
create the output voltage with at least one of the fol-
lowing: controllable phase levels and controllable 
harmonic levels, without requiring the use of stored 
energy, without requiring the use of sources in addi-
tion to the quadrature wave form and the harmonic 
wave form, and without requiring the use of switches 
19. The method of claim 5, wherein creating the harmonic 
35 wave form comprises creating the harmonic wave form com-
prising a third-harmonic wave form. 
in addition to a two-switch pair. 
13. The system of claim 12, wherein the processing unit 
being operative to create the quadrature wave form comprises 
the processing unit being operative to create the quadrature 
wave form having the same frequency as an input voltage. 
20. The system of claim 11, wherein the component con-
figured to create the harmonic wave form comprises the com-
ponent configured to create the harmonic wave form compris-
40 ing a third-harmonic wave form. 
14. The system of claim 12, wherein the processing unit 
being operative to create the quadrature wave form comprises 
the processing unit being operative to create the quadrature 
wave form being ninety degrees out of phase with an input 45 
voltage. 
21. The system of claim 16, wherein the processing unit 
being operative to create the harmonic wave form comprises 
the processing unit being operative to create the harmonic 
wave form comprising a third-harmonic wave form. 
* * * * * 
